Non synthesizable constructs in Verilog. Is x or dot into the page.

Symmetry pattern picture. Coorg to Ooty bus.